

The logic gate takes some time to start, execute, and settle to propagate its signal to the next logic gate. This must be accomplished between clock-edges. Then its output signal is maintained for 1 full clock interval following the clock interval in which is started. Late finishes denote loss of data integrity.