

ECE 4750 Computer Architecture

Topic 3: Pipelining

Structural & Data Hazards

Christopher Batten
School of Electrical and Computer Engineering
Cornell University

<http://www.csl.cornell.edu/courses/ece4750>

slide revision: 2012-09-05-17-41

Iron Law of Processor Performance


$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycles}}$$

	Microarchitecture	CPI	Cycle Time
topic 2	→ Microcoded	>1	short
topic 3	→ Single-Cycle Unpipelined	1	long
topic 3	→ Multi-Cycle Unpipelined	>1	short
topics 4–6	→ Pipelined	≈1	short

CPI Of Various Microarchitectures


Microcoded

CPI = 7.33




Single-Cycle
Unpipelined

CPI = 1




Multi-Cycle
Unpipelined

CPI = 4.33



Pipelined

CPI = 1




Agenda

Pipelining Basics

Structural Hazards


Data Hazards

An Ideal Pipeline



- ▶ All objects go through the same stages
- ▶ No sharing of resources between any two stages
- ▶ Propagation delay through all pipeline stages is equal
- ▶ Scheduling of a transaction entering pipeline is not affected by transactions in other stages
- ▶ These conditions generally hold for industry assembly lines, but instructions depend on each other causing various hazards


Pipelined MIPS Processor: Start With Multi-Cycle Unpipelined Processor



Clock period is reduced by dividing the execution of an instruction into multiple cycles

$$t_c < \max(t_{ifetch}, t_{rf}, t_{ALU}, t_{dmem}, t_{rfwr})$$

Pipelined MIPS Processor: Add Pipeline Registers to Control Unit



As instruction goes down the pipeline, fewer control bits are needed

Pipelining Technology Assumptions


- ▶ Small amount of very fast memory (caches), backed by large, slower memory
- ▶ Fast ALU (at least for integers)
- ▶ Multiported register files (slower!)

Thus, the following timing assumption is reasonable

$$t_{IM} \approx t_{RF} \approx t_{ALU} \approx t_{DM} \approx t_{RW}$$


A 5-stage pipeline will be the focus of our detailed design, although real commercial designs usually have many more stages

Pipeline Diagrams: Block Diagram




We need to be able to show multiple simultaneous transactions in both space and time

Pipeline Diagrams: Transactions vs. Time



time	t0	t1	t2	t3	t4	t5	t6	t7
instruction1	IF ₁	ID ₁	EX ₁	MA ₁	WB ₁				
instruction2		IF ₂	ID ₂	EX ₂	MA ₂	WB ₂			
instruction3			IF ₃	ID ₃	EX ₃	MA ₃	WB ₃		
instruction4				IF ₄	ID ₄	EX ₄	MA ₄	WB ₄	
instruction5					IF ₅	ID ₅	EX ₅	MA ₅	WB ₅

Pipeline Diagrams: Space vs. Time



	<i>time</i>	t0	t1	t2	t3	t4	t5	t6	t7
<i>Resources</i>	<i>IF</i>	I ₁	I ₂	I ₃	I ₄	I ₅				
	<i>ID</i>		I ₁	I ₂	I ₃	I ₄	I ₅			
	<i>EX</i>			I ₁	I ₂	I ₃	I ₄	I ₅		
	<i>MA</i>				I ₁	I ₂	I ₃	I ₄	I ₅	
	<i>WB</i>					I ₁	I ₂	I ₃	I ₄	I ₅

Instructions Interact With Each Other in Pipeline

- ▶ **Structural Hazard** – An instruction in the pipeline needs a resource being used by another instruction in the pipeline
- ▶ **Data Hazard** – An instruction depends on a data value produced by an earlier instruction
- ▶ **Control Hazard** – Whether or not an instruction should be executed depends on a control decision made by an earlier instruction

Agenda

Pipelining Basics


Structural Hazards

Data Hazards

Overview Structural Hazards


- ▶ Structural hazards occur when two instructions need the same hardware resource at the same time
- ▶ Approaches to resolving structural hazards
 - ▷ **Schedule** – Programmer explicitly avoids scheduling instructions that would create structural hazards
 - ▷ **Stall** – Hardware includes control logic that stalls until earlier instruction is no longer using contended resource
 - ▷ **Duplicate** – Add more hardware to design so that each instruction can access to independent resources at the same time
- ▶ Simple 5-stage MIPS pipeline has no structural hazards specifically because ISA was designed that way

Example Structural Hazard: Unified Memory



Pipeline diagram on board

Example Structural Hazard: 2-Cycle Data Memory



Pipeline diagram on board

Agenda

Pipelining Basics


Structural Hazards

Data Hazards

Overview of Data Hazards

- ▶ Data hazards occur when one instruction depends on a data value produced by an preceding instruction still in the pipeline
- ▶ Approaches to resolving data hazards
 - ▷ **Schedule** – Programmer explicitly avoids scheduling instructions that would create data hazards
 - ▷ **Stall** – Hardware includes control logic that freezes earlier stages until preceding instruction has finished producing data value
 - ▷ **Bypass** – Hardware datapath allows values to be sent to an earlier stage before preceding instruction has left the pipeline
 - ▷ **Speculate** – Guess that there is not a problem, if incorrect kill speculative instruction and restart

Example Data Hazard




$r4 \leftarrow r1 \dots$

$r1 \leftarrow \dots$

...
 $r1 \leftarrow r0 + 10$
 $r4 \leftarrow r1 + 17$
 ...

Pipeline diagram on board


Feedback to Resolve Hazards



- ▶ Later stages provide dependence information to earlier stages which can stall (or kill) following instructions
- ▶ Controlling a pipeline in this manner works provided the instruction at stage $i+1$ can complete without any interaction from instructions in stages 1 to i (otherwise deadlock)

Resolving Data Hazards with Stalls



Stall Condition




...
 $r1 \leftarrow r0 + 10$
 $r4 \leftarrow r1 + 17$
 ...

Pipeline diagram on board

Stalled Stages and Pipeline Bubbles




Stall Control logic



Compare the source registers of the instruction in the decode stage with the destination register of the uncommitted instructions

Stall Control logic (ignoring jumps/branches)



Always stall if rs field matches some rd?
 Not every instruction writes or reads a register!

Source and Destination Registers

		srcs	dest
ALU	$R[rd] \leftarrow R[rs] \text{ func } R[rt]$	rs, rt	rd
ALUI	$R[rt] \leftarrow R[rs] \text{ op immediate}$	rs	rt
LW	$R[rt] \leftarrow M[R[rs] + \text{offset}]$	rs	rt
SW	$M[R[rs] + \text{offset}] \leftarrow R[rt]$	rs, rt	
BEQZ	if ($R[rs] == 0$) $PC \leftarrow PC+4 + \text{offset} * 4$	rs	
J	$PC \leftarrow \text{jtarg}(PC, \text{imm})$		
JAL	$R[31] \leftarrow PC; PC \leftarrow \text{jtarg}(PC, \text{imm})$		31
JR	$PC \leftarrow R[rs]$	rs	
JALR	$R[31] \leftarrow PC, PC \leftarrow R[rs]$	rs	31

Deriving the Stall Signal

C_{dest}

$ws = \text{Case opcode}$

ALU $\Rightarrow rd$

ALUi, LW $\Rightarrow rt$

JAL, JALR $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW $\Rightarrow (ws \neq 0)$

JAL, JALR $\Rightarrow on$

... $\Rightarrow off$

C_{re}

$re1 = \text{Case opcode}$

ALU, ALUi,

LW, SW, BZ,

JR, JALR $\Rightarrow on$

J, JAL $\Rightarrow off$

$re2 = \text{Case opcode}$

ALU, SW $\Rightarrow on$

... $\Rightarrow off$


C_{stall}

$$\begin{aligned}
 \text{stall} = & ((rs_D = ws_E).we_E + \\
 & (rs_D = ws_M).we_M + \\
 & (rs_D = ws_W).we_W) \cdot re1_D + \\
 & ((rt_D = ws_E).we_E + \\
 & (rt_D = ws_M).we_M + \\
 & (rt_D = ws_W).we_W) \cdot re2_D
 \end{aligned}$$

*This is not
the full story !*

Data Hazards Due to Loads and Stores

Stall Condition



...
 $M[(r1)+7] \leftarrow (r2)$
 $r4 \leftarrow M[(r3)+5]$
 ...

Is there any possible data hazard in this instruction sequence?


Data Hazards Due to Loads and Stores

- ▶ Example instruction sequence
 - ▷ $M[R[r1] + 7] \leftarrow R[r2]$
 - ▷ $R[r4] \leftarrow M[R[r3] + 5]$

- ▶ What if $R[r1]+7 == R[r3]+5$?
 - ▷ Writing and reading from the same address
 - ▷ Hazard is avoided because our memory system completes writes in a single cycle
 - ▷ More realistic memory system will require more careful handling of data hazards due to loads and stores

Pipeline diagram on board

Adding a Bypass to the Datapath



When does this bypass help?


...
 (I₁) $r1 \leftarrow r0 + 10$
 (I₂) $r4 \leftarrow r1 + 17$

$r1 \leftarrow M[r0 + 10]$
 $r4 \leftarrow r1 + 17$

JAL 500
 $r4 \leftarrow r31 + 17$


Pipeline diagram on board

Deriving the Bypass Signal



Each *stall or kill* introduces a bubble in the pipeline
 $\Rightarrow CPI > 1$

A new datapath, i.e., a *bypass*, can get the data from the output of the ALU to its input



Deriving the Bypass Signal

$$\text{stall} = \left(\cancel{((rs_D = ws_E).we_E)} + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W \right).re1_D \\ + \left((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W \right).re2_D$$

ws = Case opcode
 ALU \Rightarrow rd
 ALUi, LW \Rightarrow rt
 JAL, JALR \Rightarrow R31

we = Case opcode
 ALU, ALUi, LW \Rightarrow (ws \neq 0)
 JAL, JALR \Rightarrow on
 ... \Rightarrow off

$$ASrc = (rs_D = ws_E).we_E.re1_D$$

Is this correct?

No, because only ALU and ALUI instruction can benefit from this bypass

Split we_E into two components: we_{bypass} and we_{stall}

Bypass and Stall Signals

Split we_E into two components: we-bypass and we-stall


we-bypass_E = Case opcode_E
 ALU, ALUi ⇒ (ws ≠ 0)
 ... ⇒ off

we-stall_E = Case opcode_E
 LW ⇒ (ws ≠ 0)
 JAL, JALR ⇒ on
 ... ⇒ off

ASrc = (rs_D = ws_E).we-bypass_E . re1_D

stall = ((rs_D = ws_E).we-stall_E +
 (rs_D = ws_M).we_M + (rs_D = ws_W).we_W). re1_D
 + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W). re2_D

Fully Bypassed Datapath



Is there still a need for the stall signal ?

$$\text{stall} = (rs_D = ws_E) \cdot (\text{opcode}_E = LW_E) \cdot (ws_E \neq 0) \cdot re1_D + (rt_D = ws_E) \cdot (\text{opcode}_E = LW_E) \cdot (ws_E \neq 0) \cdot re2_D$$

Summary

- ▶ **Structural Hazard** – An instruction in the pipeline needs a resource being used by another instruction in the pipeline (**this topic**)
- ▶ **Data Hazard** – An instruction depends on a data value produced by an earlier instruction (**this topic**)
- ▶ **Control Hazard** – Whether or not an instruction should be executed depends on a control decision made by an earlier instruction (**next topic**)

Acknowledgements

Some of these slides contain material developed and copyrighted by:

Arvind (MIT), Krste Asanović (MIT/UCB), Joel Emer (Intel/MIT)
James Hoe (CMU), John Kubiatowicz (UCB), David Patterson (UCB)

MIT material derived from course 6.823

UCB material derived from courses CS152 and CS252